

Docket No.: 1509-424

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

WALSH, Peter Arthur et al.

U.S. Patent Application No.

Filed: June 30, 2003

For: DATA RECOVERY

**CLAIM OF PRIORITY AND**  
**TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT**


Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 35 U.S.C. 119, Applicant hereby claims the priority of United Kingdom Patent Application No. GB 0215109.0, filed June 29, 2002 in the present application. The certified copy is submitted herewith.

Respectfully submitted,

**LOWE HAUPTMAN GILMAN & BERNER, LLP**



Allan M. Lowe  
Registration No. 19,641

1700 Diagonal Road, Suite 310  
Alexandria, Virginia 22314  
(703) 684-1111 AML/gmj  
Facsimile: (703) 518-5499  
**Date: June 30, 2003**



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated 19<sup>th</sup> August 2002



29 JUN 2002



1/77

01JUL02 E729812-1 D01463  
P01/7700 0.00-0215109.0

The Patent Office

# Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

Cardiff Road  
Newport  
South Wales  
NP10 8QQ

1. Your reference 200206290-1 GB

2. Patent application number

(The Patent Office will fill in this part)

0215109.0

3. Full name, address and postcode of the or of each applicant (underline all surnames)

Hewlett-Packard Company  
3000 Hanover Street  
Palo Alto  
CA 94304, USA

Patents ADP number (if you know it)

Delaware, USA

If the applicant is a corporate body, give the country/state of its incorporation

0049658 8001

4. Title of the invention Data recovery

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

David John Marsh  
Hewlett-Packard Ltd, IP Section  
Filton Road, Stoke Gifford  
Bristol BS34 8QZ

Patents ADP number (if you know it)

08282188001

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number  
(if you know it)

Date of filing  
(day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing  
(day / month / year)

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

Yes

a) any applicant named in part 3 is not an inventor, or

b) there is an inventor who is not named as an applicant, or

c) any named applicant is a corporate body.

See note (d))

9. Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document

Continuation sheets of this form

Description

7 ✓

Claim(s)

3 ✓

CF

Abstract

1 ✓

Drawing(s)

2 + 2

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (*Patents Form 7/77*)

1 ✓

Request for preliminary examination and search (*Patents Form 9/77*)

1 ✓

Request for substantive examination (*Patents Form 10/77*)

Any other documents  
(please specify)

Fee Sheet ✓

11. I/We request the grant of a patent on the basis of this application.

Signature

David John Marsh

Date

26/6/02  
27 June 2002

12. Name and daytime telephone number of person to contact in the United Kingdom

K Nommeots-Nomm Tel: 0117-312-9947

### Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

### Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

DUPLICATE

-1-

## Data Recovery

### Field of the Invention

This invention relates to a data recovery apparatus and method, and more particularly, to error detection and/or correction in data recovery apparatus, and a method for recovering, in digital format, analogue data recorded on a medium, such as a tape.

### Background to the Invention

It is known to use an analogue chip to recover, in digital format, analogue data which is recorded on a medium, such as a tape. Referring to Figure 1 of the drawings, which illustrates a simplified version of an analogue chip, such a data recovery circuit generally comprises a variable gain amplifier (VGA) 100, which receives analogue data 102 from a tape (not shown), a filter 104 to smooth the analogue wave form, and analogue-to-digital converter (ADC) 106 for converting the smoothed analogue waveform 108 into a 6-bit digital signal, a digital signal processing module 110, a Viterbi detector 112 to produce 6-bit RLL encoded data, and an RLL decoder 114 which produces 4-bit output data.

The output from the RLL decoder is then input to an error correction circuit (not shown). In general, the number of errors which known error correction circuits can detect and/or correct is dependent on the number of parity symbols which are added to the data. An error in a code word has two unknown quantities, namely its location and the amount by which a symbol is incorrect. If, for example, four parity symbols are added to each code word, a conventional error detection/correction circuit can deal with four unknown quantities, i.e. two errors. If, however, the location of an error is known, there is only one unknown quantity, so the circuit could handle up to four errors in a code word if their locations are known. The term used to describe an error whose location is known is an "erasure", and, in general, conventional error correction circuits can correct twice as many erasures as errors.

When analogue data is read from a tape (not shown), it is common for errors to occur, which result in bad data being read. For example, the tape may flap away from the tape

head ("drop-out") or the temperature of a magneto resistive head may suddenly change, causing a thermal asperity. A change in the head temperature causes a change in the head resistance resulting in a DC shift in the analogue signal. The temperature of the head can change suddenly when a piece of dust or debris on the tape hits the head, which either heats the head due to friction, or cools the head by conduction. The channel is AC coupled so, after a certain amount of time (Dependent upon the magnitude of the DC shift), the signal will come back into range. However, in the meantime, the DC shift can cause the timing lock of the clock 116, which controls the timing of the analogue-to-digital converter 106, to be lost, and to prevent or rectify this problem, the conventional circuit includes a thermal asperity detector 118, the output of which is fed to the digital signal processing module 110, which controls the timing recovery circuit 120.

During normal operation, the digital signal processing module 110 effects phase adjustments in a timing recovery circuit. However, in the event that a thermal asperity is detected, the digital signal processing module 110 allows the timing recovery circuit 120 to coast over known bad areas, i.e. in effect, it does not update the phase adjustments in the timing recovery circuit 120, thereby ensuring that erroneous data does not get used to adjust the position of the sampling point.

In the conventional circuit, however, the output from the digital signal processing module 110 is still fed to the Viterbi detector 112 which outputs the most likely sequence of data to be input to the RLL decoder 114. It does not know that the data it is processing is bad data and outputs a sequence of data to the RLL decoder 114 in the usual manner. Not every sequence of bits is a valid RLL encoded sequence, and the RLL decoder marks such invalid sequences as errors by setting an erasure flag to 1. The erasure flag is 0 if the sequence is a valid RLL encoded sequence.

In the prior art circuit, though, some of the data sequences output by the Viterbi detector 112 in response to bad data will be valid RLL encoded sequences (even though they are incorrect) and, as such, will not be recognised as errors so no erasure flag will be set.

Nevertheless, as stated above, it is highly desirable for the error correction circuit (not shown) to know the location of errors, as this doubles its error correction capability.

EP-A-0926671 describes a data recovery circuit similar to the one described above, in which a thermal asperity detector is provided. The output from the RLL decoder is still output from the circuit. In addition, this output is fed into an error generation circuit, together with the output from the thermal asperity detector, and the output from the error generation circuit (which comprises an error signal indicating data sequences which are incorrect due to thermal asperity having occurred) is also output from the circuit. Thus, the arrangement described in EP-A-0926671 provides an ASIC (Application Specific Integrated Circuit) having two separate outputs, one for the data itself, and one for the error signal.

In order to communicate the outputs generated by the above-described ASIC, therefore, an additional pin/line is required. However, it is highly desirable to minimise the pin count and communications lines between ASICs because:

- a) an increase in the number of pins, causes a corresponding increase in size of the ASIC package, which increases its consumption of circuit board space accordingly;
- b) each pin in an ASIC requires a pad on a silicon wafer in the package, with each pad taking up space, potentially wasting silicon and increasing the price of the ASIC; thus, the above-mentioned increase in number of pins on the ASIC is for this reason undesirable;
- c) the larger the number of electrical communication lines in a package, the higher its power consumption will be, which is again undesirable.

We have now devised an improved arrangement which overcomes the problems outlined above.

#### Summary of the Invention

In accordance with the present invention, there is provided decoding apparatus for the recovery of encoded data, the apparatus comprising an analogue-to-digital converter for receiving an analogue input signal and converting it into a digital signal, a detector for

producing a sequence of data representative of said analogue signal, and a decoder arranged to output data indicating that a sequence includes an error, the apparatus further comprising an event detector for detecting an event which substantially alters or destroys said analogue input signal, the decoder being arranged to output a data stream representing said analogue input signal and including data corresponding to the or each sequence resulting from said altered or destroyed analogue input signal indicating that said sequence is incorrect.

Also in accordance with the present invention, there is provided a method of recovering encoded data, comprising the steps of receiving an analogue input signal and converting it into a digital signal, producing a sequence of data representative of said analogue signal, and decoding said sequence of data and outputting it together with data indicating whether or not a sequence includes an error, monitoring said analogue input signal and detecting an event which substantially alters or destroys said analogue input signal, and outputting along a single communication path a data stream representing said analogue input signal and including data corresponding to the or each sequence resulting from said altered or destroyed analogue input signal indicating that said sequence is incorrect.

Thus, the present invention provides an improved apparatus and method for indicating the positions of errors in a data stream, being communicated between two ASICs for example, where the read channel expects there to be errors in the data stream, due for example to mis-detection or thermal asperity events which severely distort the incoming signal. In accordance with the invention, the error signal is delivered from the read channel detector using the same communication line (both physically and functionally) in the ASIC as is used to deliver the digital data itself. Thus, the functionality of the prior art is achieved without an increase in the number of pins/lines required between different ASICs.

The object of the invention is achieved, in a specific embodiment, by intentionally transmitting a predetermined pattern which does not comply with RLL decoder rules, rather than the erroneous data stream. The predetermined violating pattern in the receiving ASIC's decoder marks the position of specific types of errors in the data stream.



Preferably, the event detector is coupled or connected to the detector for producing a sequence of data representative of the analogue signal or to the decoder.

In one preferred embodiment, therefore, the detector is a Viterbi detector which receives the digital input signal and produces the most likely resultant sequence of data. The decoder is preferably an RLL decoder which decodes the sequence of data and produces n-bit code words which are output together with a flag which is set to 0 if the code word is thought to be correct, and 1 if the input sequence is recognised as being invalidly RLL encoded. Thus, as described above, in a preferred embodiment of the invention, the detector is arranged to output an input sequence which known to be invalidly RLL encoded in the event that the event detector detects an event which substantially alters or destroys the corresponding analogue input signal.

In other words, in the case where the event detector is connected to the (Viterbi) detector, it forces the detector to output an invalid (RLL) encoded sequence of data, which results in the decoder outputting code words having the error flag set to 1 representative of the duration of the event. In the case where the event detector is connected directly to the decoder, however, it simply causes the decoder to output code words with the erasure flag set to 1 for the duration of the event.

The event detector is beneficially a thermal asperity detector, although it is envisaged that apparatus for detecting "drop-outs" and the like may be alternatively or additionally used. The thermal asperity (or other event) detector is preferably connected or coupled to the (Viterbi) detector or the (RLL) decoder by means of a shift or delay circuit.

In the case where the event detector is a thermal asperity detector, this preferably holds predetermined positive and negative thresholds and, where the analogue input signal exceeds the positive and/or goes below the negative threshold for more than a predetermined period of time, thermal asperity is indicated to have occurred. The event detector preferably outputs one or more signals indicating that an event is occurring until

the event terminates; in this case, such an event signal would be output for the period of time during which the signal is outside the threshold value(s).

#### Brief Description of the Drawings

An embodiment of the invention will now be described by way of example only and with reference to the accompanying drawings, in which:

Figure 1 is a simplified schematic block diagram of a decoding circuit according to the prior art; and

Figure 2 is a simplified schematic block diagram of a decoding circuit according to an exemplary embodiment of the present invention.

#### Detailed Description of the Invention

Referring to Figure 2 of the drawings, an exemplary embodiment of the invention includes many of the same components as the circuit shown in Figure 1, and like components between Figures 1 and 2 are denoted by the same reference numerals.

In this case, however, the thermal asperity detector 118 is also connected to the Viterbi detector 112 via a shift register or delay circuit 122. The thermal asperity detector 118 holds positive and negative thresholds and operates by means of an algorithm which states that if the analogue waveform read from the tape exceeds the positive or drops below the negative threshold for more than a predetermined period of time, then thermal asperity has occurred. The thermal asperity detector 118 sends one or more event signals to the Viterbi detector 112 indicating that thermal asperity has occurred and continues to send such event signals until the thermal asperity ends, i.e. the input signal returns to a value within the threshold(s).

Upon receipt of the signal from the thermal asperity detector 118, the Viterbi detector 112 is caused to produce invalid RLL encoded data sequences for the duration of the bad data

caused by thermal asperity, thereby causing the RLL decoder 114 to produce erasures for each sequence resulting from the bad data.

Thus, the error correction capability of the error detection and/or correction circuit (not shown) is greatly improved by marking known bad data as erasures.

Of course, the output of the shift register 122 could be connected directly to the RLL decoder 114, thereby causing the RLL decoder to set the erasure flags for each sequence of data resulting from the bad data. However, this is only really practical if the RLL decoder is on the same chip as the thermal asperity detector, which it often is. Otherwise, additional pins and connections would be necessary.

While a particular embodiment of the present invention has been shown and described in detail herein, it may be obvious to those skilled in the art that changes and modifications to the present invention in its various aspects, may be made without departing from the invention in its broader aspects, some of which changes and modifications being matters of routine engineering or design, and others being apparent after study. As such, the scope of the invention should not be limited by the particular embodiments and instructions described herein, but should be defined by the appended claims and equivalents thereof. Accordingly, the aim of the appended claims is to cover all such changes and modifications as fall within the true scope of the invention.

Claims

1. Decoding apparatus for the recovery of encoded data, the apparatus comprising an analogue-to-digital converter for receiving an analogue input signal and converting it into a digital signal, a detector for producing a sequence of data representative of said analogue signal, and a decoder arranged to output data indicating that a sequence includes an error, the apparatus further comprising an event detector for detecting an event which substantially alters or destroys said analogue input signal, the decoder being arranged to output a data stream representing said analogue input signal and including, in response to the event detector detecting the occurrence of an event, data corresponding to the or each sequence resulting from said altered or destroyed analogue input signal indicating that said sequence is incorrect.
2. Apparatus according to claim 1, wherein the event detector is coupled or connected to the detector for producing a sequence of data representative of the analogue signal, or to the decoder.
3. Apparatus according to claim 1 or claim 2, wherein the detector is a Viterbi detector and the decoder is an RLL decoder which decodes the sequence of data and produces n-bit code words which are output together with data indicating whether or not each said code word is correct.
4. Apparatus according to claim 3, wherein said decoder is arranged, in response to said event detector detecting an event which substantially alters or destroys said analogue input signal, one or more code words representative of said altered or destroyed input signal, together with data indicating that said one or more code words are incorrect.
5. Apparatus according to claim 4, wherein the event detector is coupled or connected to said detector, said detector being arranged, in response to said event

detector detecting an event which substantially alters or destroys said analogue input signal, to output an invalid encoded sequence of data, which results in the decoder outputting code words including data indicating that said code words are incorrect representative of the duration of the event.

6. Apparatus according to claim 4, wherein said event detector is coupled or connected to said decoder, said decoder being arranged, in response to said event detector detecting an event which substantially alters or destroys said analogue input signal, to output code words representative of said analogue input signal together with data indicating that said code words are incorrect.
7. Apparatus according to any one of the preceding claims, wherein the event detector is a thermal asperity detector.
8. Apparatus according to any one of the preceding claims, wherein said event detector is connected or coupled to the detector or the decoder by means of a shift or delay circuit.
9. Decoding apparatus substantially as herein described with reference to Ffigure 2 of the drawings.
10. A method of recovering encoded data, comprising the steps of receiving an analogue input signal and converting it into a digital signal, producing a sequence of data representative of said analogue signal, and decoding said sequence of data and outputting it together with data indicating whether or not a sequence includes an error, monitoring said analogue input signal and detecting an event which substantially alters or destroys said analogue input signal, and outputting along a single communication path a data stream representing said analogue input signal and including data corresponding to the or each sequence resulting from said altered or destroyed analogue input signal indicating that said sequence is incorrect.


11. A method of recovering encoded data, the method being substantially as herein described with reference to the accompanying drawings.
12. Decoding apparatus for the recovery of encoded data, the apparatus comprising an analogue-to-digital converter for receiving an analogue input signal and converting it into a digital signal, a detector for producing a sequence of data representative of said analogue signal, and a decoder arranged to output data indicating that a sequence includes an error, the apparatus further comprising an event detector for detecting an event which substantially alters or destroys said analogue input signal, wherein the event detector is coupled or connected to said detector, said detector being arranged, in response to said event detector detecting an event which substantially alters or destroys said analogue input signal, to output an invalid encoded sequence of data, which results in the decoder outputting code words including data indicating that said code words are incorrect representative of the duration of the event.
13. Decoding apparatus for the recovery of encoded data, the apparatus comprising an analogue-to-digital converter for receiving an analogue input signal and converting it into a digital signal, a detector for producing a sequence of data representative of said analogue signal, and a decoder arranged to output data indicating that a sequence includes an error, the apparatus further comprising an event detector for detecting an event which substantially alters or destroys said analogue input signal, wherein said event detector is coupled or connected to said decoder, said decoder being arranged, in response to said event detector detecting an event which substantially alters or destroys said analogue input signal, to output code words representative of said analogue input signal together with data indicating that said code words are incorrect.

**ABSTRACT**

**Data Recovery Apparatus and Method**

An improved decoding apparatus for recovery of encoded data is described herein. The improved apparatus comprises means (106) for receiving an analogue input signal and converting it into a digital signal, detector means (112) for producing a sequence of data representative of the analogue signal and means (114) for decoding the sequence of data, the decoding means (114) being arranged to output data indicating that a sequence includes an error, the apparatus further comprising an event detector (118) for detecting an event which substantially alters or destroys said analogue input signal, and means for causing said decoding means to output data corresponding to the or each sequence resulting from said altered or destroyed analogue input signal indicating that said sequence is incorrect.

[Figure 2]



**FIG. 1**  
(PRIOR ART)






FIG. 2